Low Power CMOS Dynamic Latch Comparator using 0.18μm Technology
نویسندگان
چکیده
The design and analysis of low power, high speed CMOS dynamic latch comparator is presented. The comparator combines the features of both, the resistive dividing network and differential current sensing comparator. The proposed design will improve the comparator performance by reducing the propagation delay, power dissipation. Simulation results are obtained in 0.18um with supply voltages of 1.8v respectively. The schematic of comparator is captured using Cadence Virtuoso schematic editor and simulated using the Cadence Spectre simulator.
منابع مشابه
Simulation of Different Characteristics of CMOS Charge Sharing Dynamic Latch Comparator in 0.35μm, 0.25μm and 0.18μm Technologies
Abstract — The design and various analysis of low power, high speed CMOS dynamic latch comparator is presented. The comparator combines the features of both, the resistive dividing network and differential current sensing comparator. The proposed design will improve the comparator performance by reducing the propagation delay, power dissipation, offset with high ICMR. Simulation results are obt...
متن کاملDesign of power-efficient adiabatic charging circuit in 0.18μm CMOS technology
In energy supply applications for low-power sensors, there are cases where energy should be transmitted from a low-power battery to an output stage load capacitor. This paper presents an adiabatic charging circuit with a parallel switches approach that connects to a low-power battery and charges the load capacitor using a buck converter which operates in continuous conduction mode (CCM). A gate...
متن کاملImplementation of a Low-kickback-noise Latched Comparator for High-speed Analog-to-digital Designs
In traditional comparators especially for ADCs, one serious problem is the kick back noise, which disturbs the input signal voltages and consequently might cause errors at the outputs of the ADCs. In this paper, we will work on a novel ultra low-power rail-to-rail CMOS latched comparator with very low kickback noise for low to medium speed ADCs. This comparator adopts a preamplifier followed by...
متن کاملA Novel Cmos Dynamic Latch Comparator for Low Power and High Speed
This paper presents a novel dynamic latched comparator that consumes lower power and higher speed than the conventional dynamic latched comparators. This paper also provides a comprehensive review of a variety of comparator designs in terms of power and delay. The comparators and the proposed circuit are designed and simulated their transient responses in Tanner EDA suite using 180 nm CMOS tech...
متن کاملA Comparative Study of Dynamic Latch Comparator
This paper presents the comparison between CMOS dynamic latch comparators. The circuit has been simulated using SPICE tool with 0.35μm technology, supply voltage of 3 V and 3.3 V respectively. The circuits studied and simulated in this paper are Preamplifier dynamic latch circuit that consists of a preamplifier followed by a double regenerative dynamic latch and the Buffered dynamic latch circu...
متن کامل